MBSP

Microcontroller Board Support Package

User Tools

Site Tools

Trace:
configuration_json

Differences

This shows you the differences between two versions of the page.

Link to this comparison view

Both sides previous revisionPrevious revision
Next revision		Previous revision
configuration_json [ 08.04.2025 08:50] – larsconfiguration_json [ 21.04.2025 12:14] (current) – lars
Line 25: Line 25:
   * general settings   * general settings
   * peripheral settings   * peripheral settings
-  * driver layer +    * driver layer 
-  * signal names+    * signal names
  
 ==== general settings ==== ==== general settings ====
Line 106: Line 106:
   * "created" : file comment list date and time of file creation as well as configuration file name.   * "created" : file comment list date and time of file creation as well as configuration file name.
   * "minimal" : short comment only stating the file name and that it was automatically created.   * "minimal" : short comment only stating the file name and that it was automatically created.
 +
 +==== run_from ====
 +
 +defines the location of the firmware code when run.
 +
 +**type**: string
 +
 +**default**: "flash"
 +
 +Possible values are:
 +  * "flash" : firmware is located and run from the flash memory.
 +  * "ram" : firmware is located and run from the RAM.
 +  * "flash2ram" : firmware is located in flash, copied to RAM on boot and then executed from RAM.
 +
 +==== path_prefix ====
 +
 +if you use a "hal only" MBSP project located in a sub folder of your project then the name of the sub folder goes here.
 +
 +**type**: string
 +
 +**default**: ""
  
  
 ===== clock group ===== ===== clock group =====
  
-configuration of the used clocks+configuration of the used clocks. 
 + 
 +<code> 
 +    "clock": { 
 +        "cpu": { 
 +            "source" : "hse", 
 +            "frequency" : "12 MHz", 
 +        } 
 +    } 
 +</code> 
 + 
 +==== source ==== 
 + 
 +defines the source of the clock signal. Supported clock sources are: 
 +  * "hse"  (High speed external) 
 +  * ... 
 + 
 +**type**: enum 
 + 
 +**default**: hse 
 + 
 +==== frequency ==== 
 + 
 +defines the frequency that this clock has.  
 + 
 +**type**: string (Hz, kHz, MHz) 
 + 
 +**default**: "1 MHz"
  
-TBD 
  
  
Line 185: Line 232:
 ===== Timer group ===== ===== Timer group =====
  
-TBD+This group contains all timer and counter peripherals. 
 + 
 +<code> 
 +    "timer": { 
 +        "ms_tick": { 
 +            "peripheral" : "systick", 
 +            "mode" : "count overflows", 
 +            "frequency" : "1 kHz", 
 +        } 
 +    } 
 +</code> 
 + 
 +==== peripheral ==== 
 + 
 +defines which peripheral to use. peripherals can be: 
 +  * systick (part of the ARM core) 
 +  * timer1 
 +  * timer2 
 +  * ... 
 + 
 +**type**: String 
 + 
 +**default**: systick 
 + 
 +==== mode ==== 
 + 
 +defines the operation mode the timer/counte operates in. Possible modes are: 
 +  * count overflows 
 + 
 + 
 +**type**: enum 
 + 
 +**default**: count overflows 
 + 
 +==== frequency ==== 
 + 
 +The frequency defines the time between timer overflows. 1kHz means that the time between overflow events is 1/(1 kHz) = 1 ms. 
 + 
 +**type**: string (Hz, kHz, MHz) 
 + 
 +**default**: "1 kHz" 
  
  
Line 196: Line 284:
 ===== UART group ===== ===== UART group =====
  
-This group defines all used UART interfaces.+This group defines all used Universal Asynchronous Receiver Transmitter (UART) interfaces.
  
 Each UART is a sub group with the UART name as the group name. Each UART is a sub group with the UART name as the group name.
Line 203: Line 291:
     "UART": {     "UART": {
         "debug_uart": {         "debug_uart": {
-            "pads": { +            "pad_tx": "PA5", 
-              "TX": "PA5", +            "pad_rx": "PA6", 
-              "RX": "PA6", +            "pad_cts": "PA7", 
-              "CTS": "PA7", +            "pad_rts": "PA15",
-              "RTS": "PA15" +
-            },+
             "bits_per_packet": "8",             "bits_per_packet": "8",
             "parity": "None",             "parity": "None",
Line 216: Line 302:
             "receive_buffer_size": "100",             "receive_buffer_size": "100",
             "send_buffer_size": "500",             "send_buffer_size": "500",
 +            "peripheral" : "UART0",
 +            "IRQ" : "20", 
 +            "IRQ_priority" : "0",
         }         }
     }     }
 </code> </code>
  
 +=== pad_tx ===
  
-==== pads ====+The UART will send data on this pin. (Idle = High). Either this or the pad_rx must be given.
  
-defines the used signal pins. At least one pin must be present(either TX or RX). Pins that are not present will not be used/ are not available for functionality.+=== pad_rx ===
  
-=== TX ===+The UART will receive (read) signals on this pin. Either this or pad_rx must be given.
  
-The UART will send data on this pin. (Idle = High).+=== pad_cts ===
  
-=== RX ===+Clear to send signal for flow control. Will not be used if not defined.
  
-The UART will receive (read) signals on this pin.+=== pad_rts ===
  
-=== CTS === +Request to Send signal for flow control. Will not be used if not defined.
- +
-Clear to send signal for flow control. +
- +
-=== RTS === +
- +
-Request to Send signal for flow control.+
  
  
Line 297: Line 381:
  
 **default**: off **default**: off
 +
 ==== receive_buffer_size ==== ==== receive_buffer_size ====
  
Line 312: Line 397:
  
 **default**: 500 **default**: 500
 +
 +==== peripheral ====
 +
 +name of the UART peripheral to use.
 +
 +**type**: String
 +
 +==== IRQ ====
 +
 +The interrupt number of the peripheral.
 +
 +**type**: int
 +
 +==== IRQ_priority ====
 +
 +The interrupt priority of the interrupt.
 +
 +**type**: int
  
  
 ===== SPI group ===== ===== SPI group =====
 +
 +This group defines all used  Serial Peripheral Interface (SPI) interfaces.
 +
 +Each SPI interface is a sub group with the SPI name as the group name.
  
 <code> <code>
     "SPI": {     "SPI": {
         "encoder_spi": {         "encoder_spi": {
-            "pads": { +            "pad_sck": "PA5", 
-              "SCK": "PA5", +            "pad_miso": "PA6", 
-              "MISO": "PA6", +            "pad_mosi": "PA7", 
-              "MOSI": "PA7", +            "pad_ncs": "PA15",
-              "NSS": "PA15" +
-            }+
             "role": "master",             "role": "master",
             "communication_mode": "duplex",             "communication_mode": "duplex",
Line 331: Line 436:
             "clock_phase": "sample_on_leading_edge",             "clock_phase": "sample_on_leading_edge",
             "bit_order": "msb_first",             "bit_order": "msb_first",
-            <del>frame_size: 8</del> +            "baud_rate": "10 MHz",
-            "baud_rate": "10Mhz", +
-            "crc": "enabled", +
-            "crc_polynomial": <del>7</del>+
         }         }
     }     }
 </code> </code>
  
-  * //encoder_spi//: the user-defined name of the SPI peripheral. It is possible to call it SPI1,  but that doesn't necessarily mean that it will be mapped to the SPI1 peripheral of the target microcontroller. The mapping will be determined by the desired pads for the SPI signals and possibly other desired settings. 
  
-  * //pads// specifies the desired pad for each signal of this SPI peripheral. Usually, this will uniquely define the peripheral to be used. Unused signals can be skipped.+=== pad_sck ===
  
-  * //role: master//: role can be //master// or //slave//,  also known as //host// and //device//. There exist a number of other terms, but we limit ourselves to two terms for each role.  We include //master// and //slave// because these are the most common ones,  and //host// and //device// to offer an alternative for those who are not happy with these historically charged terms.+Serial Clock.
  
-  * //communication_mode: duplex//: communication mode can be //duplex// (the traditional mode using MISO and MOSI to transmit and receive at the same time) or //half-duplex//, meaning the same wire between master MOSI and slave MISO is used for both directions. Unidirectional communication can be achieved by specifying //duplex// and connecting only MISO-to-MISO or MOSI-to-MOSI wires. See also //receive-only// below. +=== pad_mosi ===
-  *  +
-  * //receive-only// (RXOMEN in the F411) disables the transmission signal (MISO in slave mode, MOSI in master mode). According to the F411 manual, it is useful when communicating with multiple slaves to avoid data collisions (not completely clear to me;  avoids NSS signals for master-to-slave communication?) +
  
-**DICUSS(Lars):** I assume they mean that you can use the unused pin for other usages/ do not read noise on the unconnected pin? Anyhow, A send only should also be given for symmetry. But then I think we have this double with the duplex / half duplex setting. So maybe consolidate those together?+"Master Out Slave In" data signal.
  
-**REPLY(Johan)** Half duplex is different from unidirectional communication.  See figures in APM32F411xCxE user manual v1.4 page 327. In half-duplex mode (what they call bidirectional mode), master-MOSI is connected to slave-MISO. In unidirectional mode, master-MOSI is connected to slave-MOSI or master-MISO is connected to slave-MISO,  depending on the desired direction.+=== pad_miso ===
  
-**DICUSS(Lars):** " master-MOSI is connected to slave-MISO" AHHH. Why? That is just wrong!+"Master In Slave Out" data signal.
  
-**REPLY(Johan)** I agree: this is a bad idea. Unfortunately,  it is what they do in the F411 chip. Whether you actually need to mkae that connection depends on the other device;  in the F411 settings,  it only means that half duplex communication uses MOSI in master mode and MISO in slave mode. Unidirectional receive-only uses MISO in master mode and MOSI in slave mode,  and vice-versa for transmit-only.  +=== pad_ncs ===
  
-Maybe we just need a setting to specify which pad should be used for half-duplex communication.+Chip Select signal (Low active).
  
-This whole //receive-only// setting is a bit obscure to me; shall we postpone it to a later version?+=== role ===
  
-  * //frame_format// can be //motorola// or //ti//. //ti// format has implications for clock polarity and phase and nss handling that are currently unclear;  we may need to figure this out and possibly replace this parameter by more explicit settings.+Is either master(host) or slave(device).
  
-  * //clock_polarity//: //idle_low// or //idle_high// sets the clock level between transmissions of data. Also often called CPOL.+**type**: enum
  
-  * //clock_phase// sets the clock transition at which the data is sampled;  //sample_on_leading_edge// samples the data on the edge from idle value to non-idle value, and //sample_on_trailinging_edge// samples the data on the edge from non-idle value to idle value. Also often called CPHA.+**default**: master
  
-Sometimes the documentation talks about a SPI Mode with the value of 0 to 3. This mode maps to the phase and polarity as described in the following table:+=== communication_mode ===
  
-^ Mode ^ CPOL ^ CPHA ^ description^ +Describes the communication. Possible values are: 
-| 0 | 0 | 0 | clock: idle_low, phase: sample_on_leading_edge | +  * duplex : the traditional mode using MISO and MOSI to transmit and receive at the same time. 
-| 1 | 0 | 1 | clock: idle_low, phase: sample_on_trailing_edge | +  * half-duplex : meaning the same wire between master and slave is used for both directions. 
-| 2 | 1 | 0 | clock: idle_high, phase: sample_on_leading_edge | +  * receive-only : send line is not used 
-| 3 | 1 | 1 | clock: idle_high, phase: sample_on_trailing_edge |+  * send-only : receive Line is not used.
  
-  * //bit_order// can be //msb_first// or //lsb_first//+**type**: enum
  
-  * //baud_rate// is the desired clock frequency during transmission. Code generation should try to approach it as closely as possible. Will there be a feedback mechanism to report the achieved (nominal) frequency?+**default**: duplex
  
-**DICUSS(Lars):** What do you have in mind? How can the code generator provide feedback? Shall we define some sort of log file that goes into the zip with the generated code that you can read and check for things like this?+=== frame_format ===
  
-**REPLY(Johan):** I am not sure yet.  My ideal for baud rate would be to show immediately in the UI what the closest achievable baud rate is. If that is not (yet) possible,  I would like at least to be able to show the actual baud rate in the UI. So some structured feedback would be useful;  maybe another json file in the generated code? It could also be useful to provide error feedback from code generation, e.g. if the requested parameters are not achievable.+Describes the communication. Possible values are: 
 +  * motorola : the "normal" SPI. 
 +  * ti : 
  
-**DICUSS(Lars):** I added a report file to the list of generated files.(mbsp_report.txt) We probably then need a format for that also,...+**type**: enum
  
-**REPLY(Johan):** Right, but probably not necessary for version 1.+**default**: motorola
  
-  * //crc//: //enabled// or //disabled//. The Geehy F411 SPI peripherals provide hardware for CRC generation and checking +=== clock_polarity === 
 +Also often called CPOL. Describes the communication. Possible values are: 
 +  * idle_low 
 +  * idle_high
  
-**DICUSS(Lars):** I think that is something the driver layer should deal with. But not sure. +**type**: enum
  
-**REPLY(Johan):** CRC settings must match the expectations of the device+**default**: idle_low
  
-  * //crc_polynomial//: an unsigned integer representing the polynomial to be used for CRC generation and checking. Do we need to specify the number of bits as well?+=== clock_phase === 
 +Also often called CPHA. Describes the communication. Possible values are: 
 +  * sample_on_leading_edge : samples the data on the edge from idle value to non-idle value. 
 +  * sample_on_trailinging_edge : samples the data on the edge from non-idle value to idle value.
  
-**DICUSS(Lars):** The 7 has no meaning at all for me. We at least need the documentation that explains how to interpret the value. Also driver layer. Documentation can be a link to wikipedia or whatever. +**type**: enum
  
-**REPLY(Johan)** You are right. Wikipedia https://en.wikipedia.org/wiki/Cyclic_redundancy_check mentions four different notations to specify a polynomial for a CRC: normal, reversed, reciprocal and reversed reciprocal. They can be converted into each other, so we can choose one. The reciprocal versions have the advantage that you need to specify only a single number, not a separate length and value. Some standardized CRC algorithms have extra steps in addition to the core CRC calculation,  like prepending an initial value or xor-ing the final value with some constant. I assume that these steps are usually not implemented in hardware. Do we need to take that into account for code generation?+**default**: sample_on_leading_edge
  
-**DICUSS(Lars):** can we move this to version 2? long answer: It depends. The CRC, as you said, depends on the device/communication partner. And that might expect some crazy initialization value and some Xor at the end or whatever. I would suggest to look at this from the use case perspective and find solutions for one use case after the other. That way these settings are derived from the use case and we do not depend on the user to provide consistent settings. Then we can also have a generic solution where the user has to give all the variables (initialization, Xor,..) and w then do exactly that and hope for the best. 
  
-**REPLY(Johan)** Agreed: let's postpone this.  It is not essential for a demo, so we can even postpone it until after the demo.+=== SPI Mode === 
 +Sometimes the documentation talks about a SPI Mode with the value of 0 to 3. This mode maps to the phase and polarity as described in the following table:
  
-**REPLY(Johan)** How/where would you specify the parameters of the connected device? Many other SPI parameters specified here also depend on the connected device. For example clock polarity and phase and bit order must match the device's expectations.+^ Mode ^ CPOL ^ CPHA ^ description^ 
 +| 0 | 0 | 0 | clock: idle_low, phase: sample_on_leading_edge | 
 +| 1 | 0 | 1 | clock: idle_low, phase: sample_on_trailing_edge | 
 +| 2 | 1 | 0 | clock: idle_high, phase: sample_on_leading_edge | 
 +| 3 | 1 | 1 | clock: idle_high, phase: sample_on_trailing_edge |
  
-**DICUSS(Lars):** We could add explicit support for some devices. Then the user would just select the device and all the dependent settings (CPOL/CPHA,CRC, bits per transfer..) would be set accordingly. Does that make sense? 
  
-**REPLY(Johan)** Does that mean that for supported devices,  you don't need an explicit SPI configuration?  That makes sense to me. I think we would still need an SPI configuration for unsupported devices; it will take some time before we can support all existing devices in the world :-) . It is OK for me to initially only provide SPI settings for unsupported devices without CRC; that can be added later. 
  
-===== QSPI group =====+=== bit_order === 
 +Describes the communication. Possible values are: 
 +  * msb_first : most significant bit first (bits on the line :  76543210 ) 
 +  * lsb_first : least significant bit first (bits on the line:  01234567 )
  
-TBD+**type**: enum
  
-===== SDIO group =====+**default**: msb_first
  
-TBD+=== baud_rate ===
  
-===== I2C group =====+Is the number of bits per second exchanged on the data lines. Expressed as frequency of the clock line.
  
-TBD +**type**: int (Hz)
- +
- +
-===== I3C group ===== +
- +
-TBD +
- +
- +
-===== I2S group ===== +
- +
-TBD +
- +
- +
-===== CAN group ===== +
- +
-TBD +
- +
- +
-===== USB group ===== +
- +
-TBD +
- +
- +
-===== Watchdog group ===== +
- +
-TBD +
- +
-===== Random_Number group ===== +
- +
-TBD +
- +
- +
-===== CRC group ===== +
- +
-TBD+
  
configuration_json.1744102211.txt.gz · Last modified: by lars