infineon:cyusb231
Differences
This shows you the differences between two versions of the page.
| Both sides previous revisionPrevious revisionNext revision | Previous revision | ||
| infineon:cyusb231 [ 19.05.2026 01:47] – [abbreviation dictionary] lars | infineon:cyusb231 [ 07.06.2026 01:57] (current) – [Memory Map] lars | ||
|---|---|---|---|
| Line 16: | Line 16: | ||
| | CYUSB2317-BF104AXI(T) | M0+(MPU)@100 MHz | 512 KB | 512 KB | 6 | I2C, SPI, CAN, QSPI | | | CYUSB2317-BF104AXI(T) | M0+(MPU)@100 MHz | 512 KB | 512 KB | 6 | I2C, SPI, CAN, QSPI | | ||
| | CYUSB2318-BF104AXI(T) | M4(FP, | | CYUSB2318-BF104AXI(T) | M4(FP, | ||
| + | |||
| + | < | ||
| + | CY = Cypress | ||
| + | USB = USB Controller | ||
| + | 2 = USB 2.0 | ||
| + | xxx = part number | ||
| + | | ||
| + | I = Industrial | ||
| + | T = Tape and reel | ||
| + | </ | ||
| + | |||
| + | ===== Memory Map ===== | ||
| + | |||
| + | ^ start address ^ end address ^ used for ^ comment ^ | ||
| + | | 0x00 00 00 00 | 0x01 ff ff ff | Code | Program code region. Data can also be placed here. It includes the exception vector table, which starts at address 0. | | ||
| + | | 0x00 00 00 00 | 0x00 01 ff ff | ROM | size = 128 kB | | ||
| + | | 0x08 00 00 00 | 0x08 01 ff ff | SRAM | size = 128 kB | | ||
| + | | 0x10 00 00 00 | 0x10 07 ff ff | Internal application flash | size = up to 512 kB | | ||
| + | | 0x14 00 00 00 | 0x14 00 7f ff | Auxiliary flash, can be used for EEPROM Emulation | size = 32 kB | | ||
| + | | 0x16 00 00 00 | 0x16 00 7f ff | SFlash | size = 32 kB | | ||
| + | | 0x1c 00 00 00 | 0x1c 0f ff ff | High bandwidth DMA buffer SRAM | size = up to 1 MB | | ||
| + | | 0x20 00 00 00 | 0x3f ff ff ff | reserved | | | ||
| + | | 0x40 00 00 00 | 0x5f ff ff ff | Peripheral | All peripheral registers. Code cannot be executed from this region. CM4 bit-band in this region is not supported in EZ-USBTM FX2G3. | | ||
| + | | 0x60 00 00 00 | 0x9f ff ff ff | external RAM | Quad SPI: Code can be executed from this region. | | ||
| + | | 0xA0 00 00 00 | 0xDf ff ff ff | external device | not used | | ||
| + | | 0xe0 00 00 00 | 0xe0 0f ff ff | Private Peripheral Bus | Provides access to peripheral registers within the CPU core | | ||
| + | | 0xe0 10 0a 00 | 0xff ff ff ff | device | device specific system registers | | ||
| ===== Pins ===== | ===== Pins ===== | ||
infineon/cyusb231.1779155277.txt.gz · Last modified: by lars
